0
This is a simple 4-Stage pipeline that partially implements the RV32I ISA. All instructions are supported, except jalr, those relating to memory (l*, l*u, s*, fence and fence.i), or system calls (sbreak and scall). The pipeline stages are more or less the classic RISC ones without the memory acce...