« first day (4365 days earlier)
← previous day
next day →
last day (573 days later) »
rdtsc
12:20 PM
@NickAlexeev Hmm, if original signal is 4x oversampled and this is not filtered but sent to a D/A
with the same clock
(i.e. all-in-one DSP), would that cause glitches?
Changing edges on clock
« first day (4365 days earlier)
← previous day
next day →
last day (573 days later) »
all rooms
Transcript for
Oct
6
Oct '22
10
Oct
11
Electrical Engineering
A place to talk with friends from the EE community about vacuu...
1
join this room
about this room
00:00
06:00
12:00
18:00
all times are UTC
site design / logo © 2024 Stack Exchange Inc;
legal
mobile