« first day (2886 days earlier)      last day (2062 days later) » 

1:27 AM
@TonyEErocketscientist No, AlSiC is not relevant to this discussion. SiC CMOS has interesting temperature effects, but it's still CMOS. Silicon CMOS can exhibit non-monotonic performance effects if the VT contribution is larger than the mobility at a temperature.
 
AlSIC's use SiC, ASIC's do not
@W5VO If you can show me just 1 ASIC with an NTC, I'll accept your statementn@W5VO . The uestion was about ASICs
 
@TonyEErocketscientist I've worked on 4-5 SiC CMOS designs. The logic does not have a monotonic performance over temperature
 
OK I was wrong to use discretes as an example why ASICs are PTC and slower but worse you are referring to irrelevant SiC SSI's
small scale parts
 
Eh, it's not amazing density, because it's a 1.2µm process (SiC is hard), but I've made memory arrays, synthesized digital logic, made a gate driver, and an image sensing array.
 
2:19 AM
@W5VO I found an article to make a better answer but not explicitly related to 12nm FinFet irjet.net/archives/V3/i7/IRJET-V3I7474.pdf (eqn 14)
nice job on image sensor... related my buddy is sharpening blades for transformer laminations with SiC and diamond dust on a 4" flat surface and uses Edmunds Opticall Flat glass to measure surface blemishes of his polishing surface for the blade by interferometry with a goal of about 5 optical wavelengths by counting interference bands
 
2:38 AM
He did this for a local transformer factory. to extend the life of the cutting blade for laminate. The consequences of a dull blade is iron-silicate dust that contaminates transformer oil leading to atomic sized particles that detonate , (PD) creating H2 from oil then if sufficient quantities can lead to oil corona and massive fireworks boom
 
 
4 hours later…
6:26 AM
    // Bufferring spi_csn_buf0_p with postive edge
    always @(posedge clk or negedge rst_n)
       if (!rst_n)
          spi_csn_buf1_p <= 1'b1;
       else
          spi_csn_buf1_p <= spi_csn_buf0_p;

    // Bufferring spi_csn_buf1_p with postive edge
    always @(posedge clk or negedge rst_n)
       if (!rst_n)
          spi_csn_buf2_p <= 1'b1;
       else
          spi_csn_buf2_p <= spi_csn_buf1_p;

    // Generate SPI command start buffer signal
    always @(posedge clk or negedge rst_n)
       if (!rst_n)
What is the need for spi_cmd_start ??
 
 
7 hours later…
1:35 PM
@abdullahkahraman Depends on where it goes
 
 
5 hours later…
6:44 PM
I agree @PlasmaHH the site seems to attract a lot of rookies by questions approved.
 

« first day (2886 days earlier)      last day (2062 days later) »