6
I know two ways in which a VHDL variable is synthesized by synthesis tool:
Variable synthesized as Combinational logic
Variable synthesized as a Latch unintentionally (when an uninitialized variable is assigned to a signal or another variable)
What are the other ways in which a VHDL variable ...